Skip to content
Snippets Groups Projects
This project is mirrored from https://github.com/seL4/seL4.git. Pull mirroring failed .
Repository mirroring has been paused due to too many failed attempts. It can be resumed by a project maintainer or owner.
Last successful update .
  1. Apr 12, 2019
  2. Apr 11, 2019
  3. Apr 08, 2019
  4. Apr 05, 2019
    • Curtis Millar's avatar
      Add message register macros to ARMv6 · 49d2a96d
      Curtis Millar authored
      49d2a96d
    • Anna Lyons's avatar
      aarch64: adjustments to pass c-parser · 56de1ad7
      Anna Lyons authored
      This commit updates the aarch64 build to pass the c-parser.
      
      - replace 0b constants with decimal
      - remove empty array definition
      - replace __uint128_t with uint64_t, and double the array size
      - remove variable shadowing
      
      No further verification guarantees are provided for aarch64 code.
      56de1ad7
    • Anna Lyons's avatar
      ia32: adjustments to pass c-parser · 0cdd0514
      Anna Lyons authored
      This commit updates the ia32 build to pass the c-parser.
      
      - replaces ++i with i++
      - use void in functions with no parameters
      - add a missing typecast
      - remove a void cast of an unused variable
      
      It does not provide any verification guarantees about ia32 code.
      0cdd0514
    • Kent McLeod's avatar
      arm: Move SYSTEM_*_WORD macros to armv header file · 50b1b0a7
      Kent McLeod authored
      This is needed to avoid circular include dependencies that result from
      other header files trying to use these macros.
      50b1b0a7
  5. Apr 03, 2019
    • Siwei Zhuang's avatar
      RISCV: Change 64 bit kernel window mapping to avoid PMP exception. · 897aaf5b
      Siwei Zhuang authored
      The SBI memory was mapped outside the kernel window. This would trigger
      an instruction access fault on some hardware, when the bootloader has set
      up PMP to protect the SBI memory. Instead of protecting a particular memory
      region, the PMP locks the entire page table entry that covers the region.
      
      The PADDR_LOAD and kernel base are adjusted to have the SBI memory
      included in the kernel window. So that the SBI memory can be mapped as
      part of the kernel image to a separate page table entry. This also
      avoids the kernel to allocate untyped memory from the SBI region.
      897aaf5b
  6. Apr 02, 2019
  7. Mar 27, 2019
  8. Mar 25, 2019
  9. Mar 22, 2019
  10. Mar 21, 2019
Loading