Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
L
LESC-5-CPU
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to JiHu GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
mo lin
LESC-5-CPU
Graph
2bff0ed3d741452563d9fe7636f79d3aac67311b
Select Git revision
Branches
1
main
default
protected
1 result
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
20
May
25
Apr
24
19
31
Mar
30
29
27
18
17
9
7
6
修改项目语言
main
main
完善文档, 完善Readme
增加流水线相关的doc
工具链微调
代码整理和测试工具链微调
生成对应的verilog
对-对旁路转发的模块化进行优化
增加分支预测的实现
增加旁路转发的实现
简单修改, 无分支预测、无旁路转发初版流水线完成
流水线草稿版完成
去除 LICENSE 并修改 README
环境清理
修改框架设计, 单周期CPU框架设计v1.1
单周期CPU开发完成
各组件初步实现完成
ALUControlUnit和Inst2ImmUnit
简单上传
简单上传
简单上传
简单上传
简单上传
Initial commit
Loading