This project is mirrored from https://github.com/google/riscv-dv.git.
Pull mirroring failed .
Last successful update .
Last successful update .
- 13 May, 2022 1 commit
-
-
Hodjat Asghari Esfeden authored
Fix broken loop test. #857
-
- 11 May, 2022 1 commit
-
-
aneels3 authored
Signed-off-by:
aneels3 <b150023ec@nitsikkim.ac.in>
-
- 27 Apr, 2022 1 commit
-
-
Hodjat Asghari Esfeden authored
eUVM Port
-
- 26 Apr, 2022 7 commits
-
-
Puneet Goel authored
[euvm] Fixed a typo in the README file
-
Puneet Goel authored
-
Puneet Goel authored
Misc Updates
-
Puneet Goel authored
-
Puneet Goel authored
-
Puneet Goel authored
Add register definitions for privilege spec 1.12 and debug spec 1.0.0
-
Puneet Goel authored
-
- 25 Apr, 2022 1 commit
-
-
Puneet Goel authored
-
- 12 Apr, 2022 2 commits
-
-
Hodjat Asghari Esfeden authored
[PyFlow] Add support for RV64IMC instr coverage
-
Hodjat Asghari Esfeden authored
Add register definitions for privilege spec 1.12 and debug spec 1.0.0
-
- 04 Apr, 2022 1 commit
-
-
weicaiyang authored
[XCelium] Enable coverage collection with XCelium
-
- 01 Apr, 2022 1 commit
-
-
Canberk Topal authored
Includes a minor change in the simulator.yaml file to pass coverage related flags to xrun. Signed-off-by:
Canberk Topal <ctopal@lowrisc.org>
-
- 11 Mar, 2022 1 commit
-
-
weicaiyang authored
Allow for underscores and capital letters in ISA for ISS
-
- 04 Mar, 2022 1 commit
-
-
Hodjat Asghari Esfeden authored
Trap and report exceptions encountered in sub-processes and propagate errors
-
- 03 Mar, 2022 1 commit
-
-
aneels3 authored
Signed-off-by:
aneels3 <b150023ec@nitsikkim.ac.in>
-
- 27 Feb, 2022 2 commits
-
-
Matthew Ballance authored
Signed-off-by:
Matthew Ballance <matt.ballance@gmail.com>
-
Matthew Ballance authored
Signed-off-by:
Matthew Ballance <matt.ballance@gmail.com>
-
- 23 Feb, 2022 3 commits
-
-
Hodjat Asghari Esfeden authored
[Pygen]: Add riscv_loop_test
-
Hodjat Asghari Esfeden authored
[PyFlow]: Add support for sub_programs
-
Hodjat Asghari Esfeden authored
[PyFlow] Add support for RV64AFD
-
- 03 Feb, 2022 3 commits
-
-
aneels3 authored
Signed-off-by:
aneels3 <b150023ec@nitsikkim.ac.in>
-
Hodjat Asghari Esfeden authored
Fix typo in run.py
-
aneels3 authored
Signed-off-by:
aneels3 <b150023ec@nitsikkim.ac.in>
-
- 02 Feb, 2022 1 commit
-
-
Henrik Fegran authored
Signed-off-by:
Henrik Fegran <Henrik.Fegran@silabs.com>
-
- 22 Jan, 2022 5 commits
-
-
Puneet Goel authored
-
Puneet Goel authored
-
Puneet Goel authored
-
Puneet Goel authored
-
Puneet Goel authored
-
- 20 Jan, 2022 3 commits
-
-
aneels3 authored
Signed-off-by:
aneels3 <b150023ec@nitsikkim.ac.in>
-
aneels3 authored
Signed-off-by:
aneels3 <b150023ec@nitsikkim.ac.in>
-
Hodjat Asghari Esfeden authored
[PyFlow]: Add support for RV64IMC
-
- 14 Jan, 2022 5 commits
-
-
Puneet Goel authored
-
Puneet Goel authored
-
Puneet Goel authored
-
Puneet Goel authored
-
Puneet Goel authored
Also updated coverify copyright
-